A Sorting Computational Sensor - Robotics Institute Carnegie Mellon University

A Sorting Computational Sensor

Tech. Report, CMU-RI-TR-96-01, Robotics Institute, Carnegie Mellon University, February, 1996

Abstract

The need for low-latency vision systems is growing; high speed visual servoing and vision-based human computer interface. In this paper we present a new intensity-to-time processing paradigm suitable for low-latency massively parallel global computation over fine-grained data such as images. As an example if a low-latency global computation, we have developed a VLSI sorting computational sensor - a sensor which sorts all pixels of an input image by their intensities, as the image is being sensed. The first sorting sensor prototype is a 21 by 26 array f cells. It detects an image focused theron and computes the image of indices never saturates and has uniform histogram. Under user's control, the chip can perform other operations including simple segmentation and labeling.

BibTeX

@techreport{Brajovic-1996-14087,
author = {Vladimir Brajovic and Takeo Kanade},
title = {A Sorting Computational Sensor},
year = {1996},
month = {February},
institute = {Carnegie Mellon University},
address = {Pittsburgh, PA},
number = {CMU-RI-TR-96-01},
}